ENEL353-11W (C) Whole Year 2011

Computer Hardware Engineering I

24 points

Details:
Start Date: Monday, 21 February 2011
End Date: Sunday, 13 November 2011
Withdrawal Dates
Last Day to withdraw from this course:
  • Without financial penalty (full fee refund): Friday, 4 March 2011
  • Without academic penalty (including no fee refund): Friday, 2 September 2011

Description

Digital logic. Data representation. Digital components and signals. Combinational and sequential logic design and realisation. Microprocessor system design and programming. Simple and complex programmable logic devices. Hardware description languages and introduction to VHDL. CPU design and Field Programmable Gate Arrays (FPGAs).

Prerequisites

(1) ENEL206 or both ENCE208 and ENCE221; (2) Subject to approval of the Head of Department

Course Coordinator / Lecturer

Steve Weddell

Lecturer

Andrew Bainbridge-Smith

Assessment

Assessment Due Date Percentage 
Final Year Exam 30%
Mid-Year Test - TBA 25%
Digital Logic Project 21 Apr 2011 10%
MCU Project 03 Jun 2011 15%
FPGA Project (P2) 30 Sep 2011 20%

Textbooks / Resources

Required Texts

Chu, Pong P; RTL hardware design using VHDL : coding for efficiency, portability, and scalability ; Wiley-Interscience, 2006.

Recommended Reading

Brown, Stephen D. , Vranesic, Zvonko G; Fundamentals of digital logic with VHDL design ; 3rd ed; McGraw-Hill, 2009.

Furber, Stephen B; ARM system-on-chip architecture ; 2nd ed; Addison-Wesley, 2000.

Indicative Fees

Domestic fee $1,196.00

International fee $6,360.00

* All fees are inclusive of NZ GST or any equivalent overseas tax, and do not include any programme level discount or additional course-related expenses.

For further information see Electrical and Computer Engineering .

All ENEL353 Occurrences

  • ENEL353-11W (C) Whole Year 2011
Previous year Next year